Abstract. This paper classifies all memristors into three classes called
Some Nagging Questions about Memristors
Ever since the publication of the hp's seminal paper in Nature [1] , reporting its fabrication of a 2-terminal device that bears the fingerprints of the memristor [2] , there has been a torrent of memristor activities from both industry and academia to exploit the unique properties of the memristor for building a new generation of smart computers [3] and brain-like machines [4] , [35] . Since the memristor is intrinsically a nonlinear electronic device, researchers and engineers unfamiliar with nonlinear dynamics are often confused, if not intimidated. Following are some questions researchers and engineers are afraid to ask:
1. How do I know whether my experimental device is a memristor ?
2. What are the fingerprints of a memristor?
3. Does memristor possess a signature that distinguishes it from the 3 classic circuit elements (resistor, capacitor, inductor)?
What is a non-volatile memory?

Is every memristor a non-volatile memory?
6. What unique attribute of the memristor is exploited to make a non-volatile memory?
7. How does one write a binary bit "0", or "1", on a memristor?
8. How does one read a binary bit "0", or "1", from a memristor?
9. What does it mean to say the memristor can store analog data?
10. Most 2-terminal solid state devices, such as the p-n junction diode, have a DC V-I curve. What does the DC V-I curve of a memristor look like?
11. Can we store energy on a memristor?
12. Why are synapses memristors?
13. Why are the sodium and potassium ion channels in the classic Hodgkin-Huxley axon membrane model not time-varying resistors, but are in fact memristors?
14. Why are brains made of memristors?
Experimental Definition of Memristors
Any 2-terminal device exhibiting a pinched hysteresis loop which always passes through the origin in the voltage-current plane when driven by any periodic input current source, or voltage source, with zero DC component is called a memristor 1 . If the input is a current source, it is called a current-controlled memristor as shown in Fig. 1 . If it is a voltage source, it is called a voltage-controlled memristor as shown in Fig. 2 .
The above is an axiomatic, or black box, definition because the internal composition of the device is irrelevant. Indeed, not only can memristors be made from different materials, they have even been found in amoeba, squids and plants, and numerous other living beings [5] .
Once a device is identified from experimental measurements to be a memristor, it is natural to develop a mathematical model which can mimic approximately the measured pinched hysteresis loops.
For pedagogical reasons, it is convenient to classify a memristor according to the complexity of its mathematical representation into the 4 classes listed in Tab. 1, in the order of decreasing complexity.
The Venn diagram in Fig. 3 shows the memristor universe and the relationship among the 4 classes of memristors listed in Tab. 1.
The simplest class of memristors defined in the lowest part of Tab. 1 is called an ideal memristor, which coincides with the original definition postulated in [2] . Indeed, we can recover its constitutive relation, within an arbitrary constant  (0),via
Observe that differentiating both sides of (1) with respect to time t gives Equation (1) , which is equivalent to (2) , is called the constitutive relation of a charge-controlled memristor in [2] , [6] , [7] . The dual constitutive relation of a flux-controlled memristor    (4) is equivalent to the voltage-controlled memristor
defined in the lower right corner of Tab. 1. The uninitiated readers are referred to several primers on the ideal memristor in [8] , [9] , [10] .
Ideal Memristors
To avoid clutter, we will present this section only for the class of Voltage-Controlled Memristors. The dual case for Current-Controlled Memristors follows the same developments, mutatis mutandis.
The ideal voltage-controlled memristor is defined by a single scalar function G(), called the memductance.
Since the input in this case is a voltage source, the independent variable is the flux , defined by
Once the voltage source function v = v(t), and the initial flux φ(0) are given, the flux waveform φ(t) is calculated via (7) , which when substituted into the memductance G(φ)
gives the time-varying conductance G(φ(t)), and the corresponding current waveform i(t) via the state-dependent Ohm's law i(t) = G(φ(t)) v(t). Plotting the loci of (v(t), i(t))
in the i vs. v plane with the time t as parameter, the resulting graph is in general multi-valued, and always passes through the origin, hence the name pinched hysteresis loop.
As an example, consider an ideal flux-controlled memristor described by the odd-symmetric piecewise-linear (PWL) constitutive relation (shown in the left column of 
Pinched Hysteresis Loops Depend on Initial States !
Two pinched hysteresis loops measured from an ideal memristor driven by the same periodic voltage source (resp., current source) but different initial states can look very different from each other. 1 Our axiomatic definition requires a pinched hysteresis loop to be measured not only for one input signal, but for all possible periodic input signals with zero mean. In practice, only a finite number of measurements could be made.
Our definition did not require the same pinched hysteresis loop to be measured whenever the same input signal is applied, because for non-volatile memristors, the pinched hysteresis loop depends not only on the input waveform i(t) or v(t), but also on the initial conditions of the relevant state variables, such as Fig. 42 of [5] , where two different pinched hysteresis loops are measured for the same input current source i(t) = 10 sin (ωt), but different initial states x(0) = -6.3 and x(0) = 6.3, respectively. 2 Readers puzzled by the dramatic difference between the 2 pinched hysteresis loops in Fig. 4 
Genealogy of Memristors
Extended Memristor
GENERIC MEMRISTOR
IDEAL GENERIC MEMRISTOR
The Memristor Universe The alert reader would have noticed that the pinched hysteresis loops in Fig. 4 are both odd symmetric. They may even argue that this symmetry property follows from the fact that both the constitutive relation ( )  and the input v = 1.2 sin t are symmetric with respect to the origin.
The above reasoning, however, is not correct. In fact, even if we modify the q vs. φ curve in Fig. 4 (a) to make it not symmetric, as shown in Fig. 5(a) where the slope of the leftmost segment is reduced to differ from that of Fig. 4 (a), and hence described by the following PWL equation 
we would still obtain an odd-symmetric pinched hysteresis loops, as shown in Fig. 5(b) .
The correct source of the symmetry comes from the observation that one traverses from point (initial state) to point during the first half cycle 0 ≤ t ≤ π of the periodic input signal, and retraces the same path from point to the initial point at the end of the negative half cycle. In fact the following symmetry theorem has been proved in [11] ;
Pinched hysteresis loop symmetry theorem:
The pinched hysteresis loop derived from any ideal memristor driven by a half-wave odd-symmetric input voltage source, or current source, is odd-symmetric, and crosses each other with distinct slopes at the origin provided that the loci is double-valued in a small neighborhood of the origin. 
Ideal Generic Memristor
Example 4.1
Let us choose the ideal voltage-controlled memristor from Fig. 5(a) whose PWL q vs. φ curve is reproduced in Fig. 6 , along with its flux-dependent memductance G(φ) whose analytical equation is expressed via the signum function defined in Appendix (Fig. B) .
To apply step 1 from Tab. 2, we must choose a piecewise-differentiable 1:1 function To apply step 2 from Tab. 2, we must first derive the analytical equation
, which is a function of φ as shown in Fig. 6 . Next, we must substitute the inverse function Fig. 7 for φ in the above expression to obtain the state-dependent function G(x), as shown in Fig. 8 .
To apply step 3 from Tab. 2, we must first derive Fig. 7 , which is a function of φ. We must next substitute the inverse function Fig. 7 for φ in the above expression to obtain the morphing function ˆ( ) g x , as shown in Fig. 9 .
To apply the final step 4 from Tab. 2, we simply plot the functions G(x) and ˆ( ) g x derived in Fig. 8 , and Fig. 9 , respectively, as shown on the right side of Fig. 10 .
Graphical Composition Method for Generating G(x) and ĝ (x) from a VoltageControlled Ideal Memristor
In the case where the piece-wise differentiable 1:1 function
will usually not have an explicit equation, and will have to be calculated numerically, or plotted graphically. In such situations, the two functions G(x) andˆ( ) g x defining the ideal memristor sibling can be found either numerically by writing a special program specifying the inverse function, or by the graphical composition method which we illustrate next, using the same example presented in Fig. 6 .
The graphical composition method [24] for deriving G(x) is illustrated in Fig. 11 . Each point P on the ( )   , and drawing a smooth curve through these points, one would obtain the desired function G(x).
The graphical composition method for deriving ˆ( ) g x is illustrated by a similar procedure in Fig. 12. that has an analytical inverse function
Graphical Composition
, in order that we can verify our graphical composition procedure gives the same results.
The graphical composition procedure for deriving the memristance R(x) is shown in Fig. 13 .
The graphical composition method for deriving f̂ (x) is illustrated by a similar procedure in Fig. 14. We end Sec. 4.2 by emphasizing that the graphical composition method for creating Ideal Generic Memristor Siblings is a general method applicable to any situation where one has to plot a function of another function in graphical form. One could of course write a computer program to implement the graphical composition procedure. But a quick sketch on paper is often more illuminating because it identifies how and where each point on the sibling memristor characteristic functions is related to a corresponding point on its ideal memristor parent.
Ideal Memristors and its Siblings Give Identical Pinched Hysteresis Loops
Let us examine the ( )  constitutive relation of the Ideal memristor with the memductance G(x) and the morphing function ˆ( ) g x of its memristor sibling derived earlier in Fig. 10 . Superficially, they look very different 4 Although one can choose any piecewise-differentiable function ˆ( )
has an analytical equation. We opted for a PWL function because not only it has an explicit equation, as shown in Appendix A, its inverse function is also a PWL function, and hence will also have an explicit equation. 
Creating voltage-controlled memristor sibling
Step 2: Define 
Step 4: Define the memristor sibling as follows 
How to Calculate g(x)
( ) 
for the memristor sibling on the right side of Fig. 10 , the waveform of φ(t) (left column, row 2) and x(t) (right column, row 2) as shown in Fig. 15 are very different indeed. Yet their respective memductance G(t), current i(t), and pinched hysteresis loop in Fig. 15 are identical.
We will summarize the above result as follows:
Identical Pinched Hysteresis Loop Theorem
Each ideal memristor, and its infinitely many Ideal Generic Memristor Siblings, exhibit identical pinched hysteresis loops in the voltage-current plane, when driven by the same input signal, with corresponding initial states.
Recovering Ideal Memristor from Its Siblings
Since any Ideal Generic Memristor Sibling gives the same pinched hysteresis loop as its associated Ideal Memristor, it makes sense to use the Ideal Memristor, which is characterized by only one scalar function (its constitutive relation), compared to two functions required for its memristor siblings, to perform all calculations and analysis. Tab. 4 (left column) shows the simple procedure to recover the memristance ˆ( ) R q of the ideal current-controlled Memristor associated with any of its ideal generic memristor siblings 6 .As an illustrative example, let us choose the memristor sibling given in the bottom-right corner of Tab. 3. The corresponding memristance ˆ( ) R q is shown in the bottom-right corner of Tab. 4. . 6 The same algorithm applies for voltage-controlled memristors.
Generic Memristor
Example: Ideal Generic Memristor Sibling
Step 1:
Step 2:
and its inversê
Step 3: Apply in (1)
Step 4: Apply in (2) 
Recovering Ideal Memristor from its Sibling ?
Step: 2 Calculate inverse function:
Step: 3
Substitute for x in R(x):
Step: 2 1 3 ( ) q h x q   
Step: 3 3 3 2 / 3 2
Tab. 4. Four-step Procedure to recover the constitutive relation of an Ideal Memristor from any one of its infinitely many Ideal Generic Memristor Siblings [12] .
Generic Memristor defined in the preceding section 4 differs from a Generic Memristor only in the form of their state equations, where the current i (resp., voltage v) in an Ideal Generic Memristor appears outside of the nonlinear function f̂ (x) (resp., ˆ( ) g x ).
Following are some example of real electronic devices whose mathematical models are non-ideal Generic Memristors. [6] A voltage controlled NTC thermistor can be modeled as follow:
Example 5.1 Negative-temperature coefficient (NTC) thermistor
The memductance W(x) is defined by:
are constants, and the state variable x denotes the NTC thermistor body temperature. [6] , [21] A voltage controlled PTC thermistor can be modeled as follow:
Example 5.2 Positive-temperature coefficient (PTC) thermistor
where 0 , , , ,
are constants, and the state variable x denotes the PTC thermistor body temperature. 2.125 1.875 graphical composition [24] of corresponding points on these 2 curves is shown in the upper-right corner. [14] State-Dependent Ohm's Law:
Calculation of G(x)
0x x d g d s x x x x gn         1 2.125 1.87 ) 5 ( x x x x      ( ) 2.125 1.875 ( ) x d sgn d     ( ( ) ) q x x d d q R x q    ^2 / 3 1 x   4.667
Computation of R(x)
0 1 2 3 2 4 6 8 q ( ) q   ^3 1 ( ) 3     1.33( ) q x x   x 1 1 /3 ( ) x x q x    8 ( ) dx q dq 1 2/3 ( ) ( ) ( ) 3 x xx f d x d x     ( ) f x
Ideal Memristor Sibling Ideal Memristor v(t) i(t)
1 -1 -0.1 0.1 0.05 -0.05 (0) 1.6 x   v(t) i(t) 1 -1 -0.1 0.1 0.05 -0.05 (0) 0.4    t -0.4 (0) 0.4   
Example 5.3 Hodgkin-Huxley Potassium Ion Channel
The memductance W(x) is defined by: 
where , [14] State-Dependent Ohm's Law:
Example 5.4 Hodgkin-Huxley Sodium Ion Channel
State Equations :
( , )
The memductance G(x 1 , x 2 ) is defined by: 
where , Na Na g E are constants. [15] State-Dependent Ohm's Law:
Example 5.5 A Second-Order Memristor
The memductance G(x 1 , x 2 ) is defined by:
where 1 2 1 2 1 2 1 2 1   2 , , , , , ,γ , γ , and
Example 5.6 Hypothetical PWL Memristor [5] State-Dependent Ohm's Law:
The memductance G(x) is defined by:
where G 0 is a constant.
The non-linear function defined by
is a 3-segment PWL function with breakpoints at x = 20 and x = 40, respectively, as shown in Fig. 16 .
Extended Memristor
A memristor is called an Extended Memristor if its memristance R(x, i), or memductance G(x, v), is a function
of not only the state variables x = (x 1 , x 2 ,……., x n ), but also of the input current source i, or input voltage source v. In addition, the memristance R(x, 0), or memductance G(x, 0) must be a finite number when i = 0, or v = 0, respectively, as specified in the upper row of Tab. 1 [36] .
In particular, a current-controlled device with R(x, 0) = ∞, or a voltage-controlled device with G(x,0)= ∞, is not a memristor. Indeed, consider a voltage-controlled device described by
where the memductance G(x, v) is defined by:
Substituting (17c) into (17a), we obtain
Integrating (17b) with
Substituting (19) for x in (18), we obtain ( ) ( ) t i t   (20) which is the defining equation of a 1-Henry inductor! In other words, (17) defines an inductor, and not a memristor. The above mistaken identity is caused by the presence of an infinite memductance resulting from substituting v = 0 in (17c) :
Indeed, if we apply a sinusoidal voltage source
across the device defined by (17) , with initial state x(0) = -A, we would obtain
It follows from (18) that
Observe from (22) and (24) that the loci of (22) and (24) in the i vs. v plane is a circle of radius A, namely,
as depicted in Fig. 17 . It follows from the above example that if the hysteresis loop in the v-i plane of a 2-terminal device is not pinched, then it is NOT a memristor.
Following are two examples of an Extended Memristor where the denominator has the same form as (17) , but G(x, 0) ≠ ∞.
Example 6.1
State-Dependent Ohm's Law:
Observe that an application of the L'Hospital Rule [16] implies  
Example 6.2
Observe that an application of the L'Hospital Rule [16] 
Pinched Hysteresis Loop Fingerprints
from Tab. 1 that all Current-Controlled (resp., VoltageControlled) memristors must exhibit a pinched hysteresis loop, as depicted in Fig. 1 (resp., Fig. 2 ) when driven by any periodic current source i(t) (resp., voltage source v(t)) with zero mean, assuming the voltage-response v(t) (resp., current response i(t)) is periodic of the same frequency.
Because any model, by definition, is an abstraction of a real physical device [17] , [33] no model can predict exactly the response of a real physical device imbedded in a circuit and driven by arbitrary voltage and current sources. Not even the time-honored resistor obeys Ohm's Law exactly because all resistors exhibit some tiny but nonzero parasitic effects, such as, capacitance, inductance, and whose resistance changes with temperature and frequencies. Likewise, no real memristor device is described exactly by (29a) or (29b). For example, in many biological (see Fig. 11 , page no. 10 of [5] ) [18] , chemical [19] , [34] and plant [20] memristors, the pinched point of the hysteresis loop is found to be offset slightly from the origin. If this departure from non-ideality can be modeled by introducing external parasitic circuit elements, voltage sources, and current sources, as illustrated in [21] , then such a dominantly memristive device will be called an imperfect memristor [5] .
Numerous examples of pinched hysteresis loops of memristors can be found in [3] , [13] , [22] . Not only do pinched hysteresis loops provide the characteristic fingerprints of all memristors, they all behave in a similar fashion as a function of the frequency of the periodic excitations [21] . In particular, it can be proved that beyond some critical frequency f * , the area of each lobe of the pinched hysteresis loop of all memristors is a strictly monotone-decreasing function of the frequency f. Moreover, at sufficiently high frequencies, the pinched hysteresis loops must tend to straight lines (whose slope depends on the amplitude of the exciting periodic waveform) for all Generic Memristors, or to a single-valued function (whose precise curve varies with the amplitude of the periodic input signals) in the v vs. i plane for all Extended Memristors [21] , [5] , [36] .
Coincident Zero-Crossing Signatures
While the pinched hysteresis loop fingerprints presented in the preceding section 7 provide necessary and sufficient conditions for identifying experimentally whether a device is a memristor, or not, the present section presents the most general experimental memristor identification scheme, dubbed the Coincident Zero-Crossing Signatures, thereby contributing to the circuit-theoretic foundation of memristors.
Indeed, the experimental testing scheme from Sec. 7 assumes that both the current waveforms i(t), and the voltage waveforms v(t), are periodic functions of the same frequency, and is therefore a special case of the present section, where any measured pairs of waveform (i(t), v(t)), be they periodic or not, must be included in the test. This is important from a circuit-theoretic perspective because one should be able to identify a memristor from the currentvoltage waveform pairs (i(t), v(t)) measured from a memristor in vivo, i.e., with the memristor already connected in an arbitrary circuit, which may contain any type of circuit elements such as linear, and nonlinear resistors, capacitors, inductors, controlled sources, transistors, op-amps, other memristors, etc., powered by current sources and voltage sources [24] , as depicted in Fig. 18(a) . The Coincident Zero-Crossing Signature to be presented below also includes measured transient waveform pairs, such as the sweat duct measurement given in Fig. 10(d) of [25] . Fig. 18 (a) depicts a circuit made of an arbitrary interconnection of circuit elements, including one or more memristors, current sources, and voltage sources. To enhance clarity let us pick, arbitrarily, one of the memristors and focus on the schematic showing only this memristor (on the right) connected to a cyan box representing the other part of the circuit (on the left) whose internal circuit diagram is irrelevant in the following discussion. In the special case where the cyan box contains only a current source i(t) (resp., voltage source v(t)), Fig. 18(a) reduces to the current-controlled memristor setup in Fig. 1 (resp., voltage-controlled memristor setup in Fig. 2 ). Now let (i(t), v(t)) (resp.,(v(t), i(t))) denote a corresponding pair of waveforms measured experimentally from the memristor in Fig. 18(a) , for some prescribed initial conditions at all dynamic circuit elements inside the cyan box -henceforth referred to as an admissible signal pair of the memristor. We assume that for each cyan box, and each set of internal initial conditions, there is a unique admissible signal pair that is measured. Consider next the Gedanken experiment where we change the cyan box to all possible circuits, while keeping the memristor in Fig. 18(a) unchanged. To each such experiment, we measured a cor-responding admissible signal pairs (i(t), v(t)) (resp., (v(t), i(t)), for some prescribed internal initial states. We are now ready to state the following universal signatures exhibited by all memristors defined in Tab. 1.
Coincident Zero-Crossing Memristor Signatures:
The waveform of the voltage v(t) (resp., current i(t)) associated with the current i(t) (resp., voltage v(t)) of any admissible signal pair (i(t), v(t)) (resp.,(v(t), i(t)) measured from the memristor setup in Fig. 18(a) must cross the time axis whenever i(t) = 0 (resp., v(t) = 0) .
The above memristor signatures follow directly from the prescribed form of the equation defining a currentcontrolled (resp., voltage-controlled) memristor in Tab. 1.
To clarify the application of the above universal memristor signatures, the waveforms of a hypothetical pair of admissible signal pair (i(t), v(t)) (resp., (v(t), i(t)) of a current-controlled (resp., voltage-controlled) memristor are shown in Fig. 18 (b) (resp., Fig. 18(c) ).
Observe from Fig. 18 (b) (resp., Fig. 18(c) ) that the Coincident Zero-Crossing Signature asserts only that the waveform of the voltage v(t) (resp., current i(t)) of a current-controlled (resp., voltage-controlled) memristor must cross the time axis at the same instants of time whenever the waveform of the current i(t) (resp., voltage v(t)) crosses the time axis.
It is important to understand that the statement of the Coincident Zero-Crossing Signatures does not forbid the waveform of the voltage v(t) (resp., current i(t)) from also crossing the time axis at other instants of time where the current i(t) (resp., voltage v(t)) is not zero, as illustrated in Fig. 18(b) (resp., Fig. 18(c) ). Such situations can in fact occur if the memristor is active 7 , compared to passive memristors where the memristance R(x, i) ≥ 0 (resp., memductance G(x, v) ≥ 0).
Example 8.1: Active Memristor
The circuit shown in Fig. 19(a) consists of a currentcontrolled memristor in series with a passive linear capacitor C and inductor L. The memristor is described by:
where
This memristor is active because its memristance R(x) is negative for some values of x; namely,
Since active electronic devices can be used to amplify electrical energy, it does not exist as an intrinsic device, such as a p-n junction diode, or a thermistor, but it can be built from off-the-shelf components, such as transistors and op-amps, powered by an energy source, such as a battery. Indeed, the above active memristor has been built [26] and its measured memristance R(x), shown in Fig. 19(b) , closely resembles that defined in (30c).
For readers unfamiliar with the fundamentals of Nonlinear Circuit Theory [24] we wish to point out that the electronic circuit schematic given in Fig. 44, p Fig. 44 of [5] can be integrated into a single chip with 2 memristor terminals. From a circuit-theoretic perspective, the power supply needed to power the transistors and opamps is imbedded inside the box in Fig. 44(a) of [5] , and hence the device has only 2 external terminals. In fact, one can in principle replace the battery by integrating an array of solar cells inside the chip, with a small window for accessing sun lights.
The circuit in Fig. 19(a) is an example of Fig. 18(a) , where the cyan box consists of a linear capacitor in series with a linear inductor. The circuit in Fig. 19(a) is remarkable in the sense that it not only can function as an oscillator (for some values of L and C), but it can generate chaotic oscillations (for some other values of L and C) whose waveforms are not periodic, but persist indefinitely as transients, somewhat reminiscent of amplified noisy signals.
For example, Fig. 19(c) shows the chaotic waveforms of the memristor current i(t), and memristor voltage v(t), measured from the circuit in Fig. 19(a) . Observe that the zero-crossing points of v(t) include not only all zerocrossing points of i(t), but also several additional instants of time when i(t) is not zero (such as between t = 40 and t = 50, and between t = 90 and t = 100), thereby providing the signature of a current-controlled memristor. The presence of zero-crossing points of v(t) which were not present in i(t) manifests, in this example, as points in the 2nd and 4th quadrant of the v-i plane, when the loci of v(t) and i(t), also known as a Lissajous figure, is projected onto the v vs. i plane, as shown in Fig. 19(d) 8 . 7 A current-controlled (resp., voltage-controlled) memristor is passive if, and only if, its memristance R(x, i) ≥ 0 (resp. memductance G(x, v) ≥ 0). A memristor is active if, and only if, it is not passive.
8 Fig. 19(d) illustrates why the Coincident Zero-Crossing signature is more general than that of a pinched hysteresis loop fingerprint; namely, since both i(t) and v(t) waveforms are not periodic, their associated Lissajous figure is not a closed loop, but an unending loci, which if left to continue printing unstopped would eventually lead to a uniformly blue color inside each lobe. But remarkably, both blue lobes would share a common pinched point at the origin at all times, thereby confirming the nonlinear device defined in Fig. 19(a) (a) A memristor imbedded in a circuit is highlighted by redrawing it outside of the cyan box for analysis. It is assumed the voltage waveform v(t) across the memristor, and the current waveform i(t) entering the memristor have been measured and available for analysis.
(b) The pair of waveforms (v(t), i(t)) in (b) implies the memristor shown on the right side of (a) is a current-controlled memristor defined by one of the 3 formulas in (29a), where v(t) = 0 whenever i(t) =0, as depicted in Fig. 1 . Note that v(t) may intersect the time axis at additional points (e. g., the intersections of the blue waveform with the time axis between t = 0 and t 1 , between t 2 and t 3 , and between t 4 and t 5 ) where i(t) ≠ 0.
(c) The pair of waveforms ( i(t), v(t))
in (c) implies the memristor shown on the right side of (a) is a voltage-controlled memristor defined by one of the 3 formulas in (29b), where i(t) = 0 whenever v(t) = 0, as depicted in Fig. 2 . Note that i(t) may intersect the time axis at additional points (e. g., the intersections of the blue waveform with the time axis between t 1 and t 2 , between t 3 and t 4 , and t > t 9 ) where v(t) ≠ 0.
Passive Memristors Have Identical Zero Crossings
The set of zero crossing times {t 1 (i), t 2 (i),…,t M (i)} of the current waveform i(t) and {t 1 (v), t 2 (v),…, t N (v)} of the voltage waveform v(t) associated with a passive memristor are identical. In particular, t k (i) = t k (v), and M = N.
The proof of the above property follows from an inspection of Fig. 1 and Fig. 2 where the pinched hysteresis loops ventures into the 4 th quadrant, whereby the instantaneous power ( ) ( ) ( ) p t = v t i t < 0 (32) implying that power is being discharged by the memristor into the cyan box at all time instants when (32) holds. But this is impossible because R(x, i) > 0 and G(x, v) > 0 for a passive memristor, implying
for all times t, thereby contradicting (32), and
It follows from the above analysis that the pinched hysteresis loops of all passive memristors are restricted to the first and the third quadrants of the v-i plane, and that the set of zero-crossing times of both i(t) and v(t) of passive memristors are identical.
Passive Memristors Have Zero Phase Shifts
The above zero-crossing property among passive memristors implies the following additional fundamental property:
Zero Phase Shift Property:
The phase shift 9 between a periodic current waveform i(t) (resp., voltage waveform v(t)) and its associated periodic voltage waveform v(t) (resp., current waveform i(t)) of the same frequency in any passive memristor is zero.
We close this section by observing that the above Zero Phase -Shift property implies that unlike capacitors, and inductors, it is impossible to store energy in a passive memristor.
P O P: Power-Off Plot
The following very short discourse deserves a separate section because it provides the answer to the following question everybody wishes, but is afraid, to ask:
WHEN IS A MEMRISTOR NON-VOLATILE ?
The answer to the above nagging question is found by plotting the loci -henceforth called Power-Off Plot, or simply POP -of the rate of change (dx/dt) (defined by the right-hand side f(x, i) (resp., g(x, v) ) in the memristor state equation) as a function of the state variable x with the input current i (resp., input voltage v) in the currentcontrolled state equation (resp., voltage-controlled state equation) in Tab. 1 set equal to zero.
In the special case where the state variable x is a scalar, POP is just a curve in the f(x,0) vs. x plane (resp., g(x,0) vs. x plane).
Example 9.1: POP of Positive -Temperature Coefficient Thermistor
The POP of the current-controlled memristor (Positive-Temperature Coefficient thermistor in Example 5.2) defined in (12) is just a straight line (Fig. 20) defined by 0 ( )
The upper arrowhead pointing to the right indicates that the solution x(t) starting from any initial state x(0) ≠ x(Q) on POP above the x-axis must move to the right of x(0) (because (dx/dt) > 0 at x(0)) for t > 0, as long as x(t) lies above the x-axis.
Conversely, the lower arrowhead pointing to the left indicates that the solution x(t) starting from any initial state x(0) ≠ 0 below the x-axis on POP must move to the left of x(0) (because (dx/dt) < 0) for t > 0,as long as x(t) lies below the x-axis.
Each intersection of POP with the x-axis is called an equilibrium point of the power-off memristor because (dx/dt) = 0 at such intersections, implying that the state x(t) starting from an initial state x(0) = x(Q) must remain motionless at x(t) = x(Q) for t > 0.
The equilibrium point x = x(Q) in Fig. 20 is said to be asymptotically stable 10 in the Theory of Nonlinear Dynamics [27] 
as t → ∞, for any initial state x(0). In other words, the Power-Off PTC memristor is equivalent to a linear passive resistor with resistance equal to R OP at ambient temperature T = 300 K. Such a memristor is said to be volatile because the initial condition x(0) (which can be interpreted as a summary of the past history of x(t)) has no effect on the value of the small-signal resistance (δv(t)/δi(t)) measured from this memristor by applying an infinitesimal voltage δv(t) across the memristor and measuring its current response δi(t). It is volatile in the sense that the effect of the past input signals that this memristor has been subjected to have been forgotten.
Memristor Equations: Parameter values: C=1, L=3, β=1.5, α=0.6.
(d) Fig. 19 . A 3-element chaotic circuit with the memristor providing both local activity and nonlinearity essential for generating chaotic oscillations [28] . Such a memristor -called a locally-active memristor -can be built using transistors, op-amps, etc., powered by a battery [5] , [26] . [29] . Observe that though not a closed loop, it is pinched at the origin.
The memristance R(x) measured from this 2-terminal electronically-synthesized memristor is shown in (b), where the horizontal and vertical axes represent the memristor current i(M) and voltage v(M) in (a). The pair of numerically -calculated red current waveform i(t) and blue voltage waveform v(t) in (c) are non-periodic. Their associated Lissajous figure in (d) is called a strange attractor
Example 9.2 : POP of Hypothetical Memristor
The POP of the hypothetical voltage-controlled generic memristor defined earlier in (16) is given in Fig. 16 . It has 3 equilibrium points located at x = 10, x = 30, and x = 50, respectively, where dx/dt = 0.
We can indicate the direction of motion along the POP by attaching an arrowhead pointing to the right (resp., to the left) on each segment of the PWL function lying above (resp., below) the x-axis where dx/dt > 0 (resp., dx/dt < 0), as shown in Fig. 21 , where the 3 equilibrium points are labeled as Q 0 (x = 10), Q 1 (x = 50), and Q 2 (x = 30), respectively. Such a diagram depicting the motion of x(t) in the (dx/dt) vs. x plane is called a dynamic route [24] .
Observe that while each intersection of the POP in Fig. 16 with the x-axis is an equilibrium point of a circuit made of a voltage-controlled (resp., current-controlled) memristor, terminated by a short circuit (resp., an open circuit), the associated dynamic route provides additional information for classifying each equilibrium point on the POP as asymptotically stable, or unstable. For the memristor in Example 9.2, the dynamic route in Fig. 21 identifies the equilibrium points Q 0 and Q 1 to be asymptotically stable, whereas the equilibrium point Q 2 is identified to be unstable.
A cursory inspection of the dynamic route in Fig. 21 shows that it is endowed with a non-volatile memory in the sense that, depending on the initial state x(0), the memristor can exhibit one of two asymptotically stable equilibrium states, namely,
These 2 distinct equilibrium states give rise to the following 2 corresponding stable small-signal conductance
Since the 2 distinct stable values of the memductance W(x(Q 0 )) can be used to represent the binary state 0, or 1, this memristor is said to be a non-volatile memory because the memductance W = 100 S, or W = 2 500 S is retained for all times t > 0, until an appropriate external voltage signal is applied to switch the equilibrium state to the other stable state.
The above example can be easily generalized into a theorem:
Non-Volatile Memristor Theorem:
A memristor with a scalar state variable x is nonvolatile if its POP intersects the x-axis at 2 or more points with a negative slope.
Example 9.3: POP of a Continuum-Memory Memristor
Consider a hypothetical Extended Voltage-Controlled memristor described by :
 . as shown by the bold red line in Fig. 22 , namely, the entire x-axis. It follows that the above memristor is endowed with a continuum of stable (but not asymptotically stable) equilibrium points 12 . We will henceforth call a memristor whose POP coincides with the x-axis as a ContinuumMemory Memristor 13 . Since every state x(Q)  (-∞,∞) of a Continuum-Memory Memristor gives rise to a conductance determined by the memductance function G(x, v) evaluated at x = X Q , and v = V Q , this memristor is endowed with a continuum of non-volatile non-negative conductance memories, assuming that G(x, 0) assumes all values of G(x, 0) ≥ 0 over the x-axis.
In the case where the memductance function G(x, 0) is a smooth function x, then this memristor can be used as a synapse [3] , [32] , [35] in brainslike machines. 11 To simplify arithmetic, we pick G 0 = 1. In practice, G 0 is a scaling constant chosen to fit the intrinsic memductance scale of the memristor. 12 An equilibrium point x(Q) of a differential equation ( ) x f x   is said to be asymptotically stable if a small ball placed initially at x(Q) will always return to x(Q) when it is displaced by an arbitrarily small perturbation of arbitrarily short duration by following the direction of motion indicated by the arrowhead along the dynamic route where the perturbed state ˆ( ) x x Q x    is located. If the perturbed state x did not return to x(Q), but remains motionless after the perturbation Δx became zero, then the equilibrium point is said to be stable. 13 For a more comprehensive theory on non-volatile memories, we can generalize our definition of a Continuum-Memory Memristor to allow its POP to contain only one, or more, contiguous intervals a ≤ x ≤ b on the x-axis, such as the 2 intervals [-2, -1] and [1, 2] in Fig. 35 of [5] . 
this memristor can be used as a non-volatile binary memory, with G 1 representing the binary state "0", and G 2 representing the binary state "1" [5] .
It is easy to switch from any non-volatile state x(Q 1 ) to another non-volatile x(Q 2 ) of the continuum-memory memristor (38), or vice-versa, by applying a square voltage pulse of appropriate height ΔE, and duration ΔT.
For example, suppose one wishes to switch from the non-volatile state Q 2 to the non-volatile state Q 1 shown in Fig. 23(a) . For simplicity, let us pick a negative square pulse of height ΔE = 1 Volt at t = t 0 and calculate the time t = t 1 on the green dynamic route in Fig. 23(a) whose projection onto the x-axis is Q 1 . In this case, ΔT = t 1 -t 0 = Δ 1 .
Conversely, to switch from the non-volatile state Q 1 to the non-volatile state Q 2 , we simply apply a positive square pulse as shown in Fig. 23(b) , where (assuming ΔE = 1) the pulse width can be calculated as ΔT = t 4 -t 3 = Δ 2 .
Observe from (38c) that for each value V > 0, there are 2 odd-symmetric blue dynamic routes located in the 1 st and the 3 rd quadrants. Similarly, for each value V < 0, there are 2 odd-symmetric green dynamic routes located in the 2 nd and the 4 th quadrants. Observe also that since no dynamic routes corresponding to (38c) can cross the x-axis, the POP of this Continuum Memory Memristor restricts all dynamic routes to either the upper half plane (dx/dt) > 0, or lower half plane (dx/dt) < 0. 
DC V-I Plots
All freshmen in electrical engineering are taught that most 2-terminal devices have a DC V-I curve obtained by connecting a battery with voltage v = V across the device and measuring its corresponding DC current I. By repeating the experiment with many different voltages V, we obtain a set of points on the V-I plane. A smooth curve passing through these points is called the DC V-I curve 14 of the device. Notice that the adjective DC is important because the measured curve may change if one substitutes the DC power supply with a low-frequency sinusoidal, or triangular, voltage source. This latter measurement scheme is often adopted because it replaces the rather slow manual tuning of DC voltages by an automated set-up where the slow variation of the periodic waveform is assumed to produce the same effect as manual tuning.
Unfortunately, for memristors, the manual and automated tuning schemes can give completely different results, no matter how low is the frequency chosen for the periodic voltage signal. In this section, we will see that many memristor DC V-I curves measured by conventional automated instruments are erroneous, and that the correct DC V-I curve of many memristors is not a curve, but a set of points on the V-I plane, ranging from a large collection of points forming multiple branches, or to just one point -a singleton on the V-I plane! Since it is misleading to call such bizarre set of points a curve, we will henceforth use the terminology DC V-I Plot, instead of the traditional DC V-I curve, unless the set of points actually lie on a curve.
Example. 10.1 DC V-I Plot of PTC Thermistor
Consider the PTC thermistor defined in (12) . To measure the DC V-I Plot of this memristor, we must substitute a set of constant voltages V = V 1 , V 2 ,…, V m for v in (12a) and (12b), and measure the corresponding constant current i = I = I 1 , I 2 ,…, I m after all transient had decayed to zero. I m ) is the DC V-I Plot of the PTC thermistor. The caveat here is how long should the experimentalist wait before he can proceed to measure the next point? To answer this fundamental question, let us suppose the PTC memristor behaves exactly according to (12) . At zero transient, the measured state variable x = X Q must be a con-
The corresponding set of points (V
an equilibrium state in the theory of nonlinear dynamics [24] , [27] . The equilibrium state of a memristor is obtained by equating the right-hand side of (12b) to zero and solving for all constant values of x, for each assigned constant value v = V, which satisfied the following Memristor Equilibrium Equation :
In general, memristor equilibrium equations are strongly nonlinear algebraic equations and their solutions must be calculated numerically, or graphically. There are many numerical softwares for solving nonlinear algebraic equations. They are highly efficient and reliable if the equation has only one solution for each value of V. Unfortunately, such software can find only one solution even if the equation has multiple solutions 15 .
Although the above memristor equilibrium equation (41) can be solved analytically, we will solve it via a graphical method which is completely general, albeit much less accurate than numerical methods. It has the unique advantage, however, that all DC current I, for each DC voltage V, are guaranteed to be found 16 . Even more important, our graphical method provides numerous insights about the dynamics of the memristor which no numerical software, or emulator, could provide.
Since our goal is to calculate all DC (V, I) that satisfy (12a), we must substitute x in (12a), which is generally a function of time, except at equilibrium points. Let us plot the memductance function W(x) defined in (12c) as a function of x = X Q over the range of X Q relevant to the PTC thermistor, as shown in Fig. 24 17 .
The next step in our graphical method is to plot dx/dt (defined by the right hand side of (12b)) as a function of x, for each DC voltage V relevant to our PTC thermistor. Each curve in Fig. 25 corresponds to one DC value V = V K , and has 2 arrowheads indicating the direction of motion starting from any initial point x = x(0). The direction of arrowhead in each curve points to the right in the upper half plane dx/dt > 0, and to the left in the lower half plane dx/dt < 0. Observe that dx/dt = 0 at exactly one point where each curve in Fig. 25 intersects the horizontal line dx/dt = 0. These are the equilibrium points of the PTC thermistor! Each curve in Fig. 25 is in fact just the dynamic route we encountered in Fig. 23 . It makes sense therefore henceforth to call Fig. 25 as the family of dynamic routes associated with the PTC thermistor. Observe that the coordinate (X Q , V Q ) for each intersection point can be trivially extracted from Fig. 25 .
Remark 10.1
The family of dynamic routes associated with each memristor contains the coordinate X Q of a subset of the equilibrium points of any first -order memristor.
The range of XQ in Fig. 25 is approximately 300 < XQ < 300.0008. The set of points (XQ , VQ) extracted from Fig. 25 can be used to plot the skeleton of a curve relating XQ as a function of V, as shown in Fig. 26 , where we label as
The larger the number of DC voltages V we pick in Fig. 25 , the smoother is the
To obtain the DC V-I curve of the PTC thermistor, let us substitute Fig. 26 in place of X Q in Fig. 24 ; namely,
The memductance function
can be trivially obtained using a laptop. It is however, more illuminating, albeit more time consuming and less accurate, by using the graphical composition method presented in [24] .
Here, the functions To find the value of XQ at V = 5, we draw a vertical projection line through V = 5 in the upper right corner, until it intersects the lower curveˆ( )
We next draw a horizontal projection line through point leftward until it intersects the unit-slope line in the lower-left corner at point . Next we draw a vertical line through point upward until it intersects the upper curve curve by its corresponding value V, as stipulated by the State-Dependent Ohm's Law (12a); namely,
This is shown in Fig. 28 , for V > 0, and V < 0. The red branch is obtained from our rough graphical method using a coarse scale, which did not include the green branch depicted in the inset of Fig. 28 for 0 < V < 0.5 (which can be obtained by the same graphical method with a finer scale near x = 0). The odd-symmetric blue branch in Fig. 28 comes for free because a careful analysis of (12), (41) and (42) reveals that the DC V-I plot of the PTC memristor is an odd-symmetric function of V.
Since the DC V-I Plot of the PTC thermistor in Fig. 28 is a single-valued 
Observe that the above small-signal conductance can be measured by applying a small voltage pulse δv(t) and measuring the current response δi(t). It is important to understand that this memristor (PTC thermistor) is a volatile memory device because the same small-signal conductance will be measured no matter what previous signals has been applied across its terminals. This volatility property is due to the fact that the POP of the PTC thermistor has only one intersection with the (dx/dt)-axis in Fig. 25 .
Example. 10.2 A Shoelace DC V-I Plot
Let us revisit the hypothetical PWL Memristor in (16) of Example 5.6. The POP of this memristor and its associated dynamic route in Fig. 21 shows that when the power is OFF (i. e., V = 0) this memristor has 3 equilibrium states asymptotically stable, while Q 2 is unstable in the sense that it is unobservable in practice due to the inevitable presence of circuit noise. This memristor therefore can be used as a non-volatile binary memory, where the binary State "0" is coded by the small-signal conductance G 0 = 100 S at Q 0 , and the binary state "1" is coded by the small-signal conductance G 1 = 2500 S at Q 1 (see (37) and Fig. 32 of [5] ). We can switch from Q 0 to Q 1 by applying a small positive voltage pulse across the memristor, or from Q 1 to Q 0 with a corresponding negative pulse, as illustrated in Fig. 33 of [5] .
The existence of 2 distinct small-signal conductances G 0 and G 1 during Power-OFF (i. e., V =I = 0) implies that, unlike the PTC thermistor, the DC V-I Plot of this memristor must have at least 2 branches which cross each other at the origin (V, I) = (0, 0), as depicted in Fig. 32 of [5] . Such a DC V-I Plot can no longer be a single-valued curve.
What does it look like?
It is shocking that current numerical softwares or emulators are incapable of calculating this DC V-I Plot! The following 3 methods however can be used.
DC V-I Plot Method 1: Graphical Composition Method
Repeat the procedure presented in Example 10.1 with the memristor defined by (16) , instead of (12) .
DC V-I Plot Method 2: Piecewise-Linear Method
Solve the state equation (16b) analytically as 3 separate linear differential equations where f(x) is replaced by an affine function representing the extension of the 3 straight lines in Fig. 16 . The relevant portion of each solution is then extracted and plotted. The union of these 3 relevant solutions is the DC V-I Plot of this PWL memristor.
DC V-I Plot Method 3: Parametric Method [30]
Step 1
Set (dx/dt) = 0 in (16b) and recast it (with v and x replaced by their DC symbols V and X) into the following parametric form, i.e., as a function ˆ( ) v X of a scalar parameter X:
Step 2 Substitute (45a) for v in (16a) (with v, i, and x replaced by their DC symbols V, I, and X) with G 0 = 1 and recast it into the following parametric form, i. e., as a function ˆ( ) i X of the same scalar parameter X :
Step 3 Partition the relevant interval -20 < X < 80 of the POP in Fig. 16 into a set   : 20 80 
Step 4 For each X K  X, calculate
and (48) ˆ( )
Step 5
in the I vs. V plane and draw a smooth arc connecting these points. The resulting loci is the DC V-I Plot of the memristor. The two parametric equations It is important to observe that unlike the numerical approach, both ˆ( ) v X and ˆ( ) i X are analytical formulas describing the DC V-I Plot exactly [30] . Observe also that 
Passive but Locally-Active Memristors
Since X is only a parameter needed to draw the DC V-I Plot, it can be deleted after the plot is drawn to avoid clutter, as shown in Fig. 30 , which is an enlarged version of Fig. 29(c) , where the coordinates at several intersecting points are printed for future reference. Observe that this memristor (defined in (16b)) is passive at DC because all points on the plot lie in the 1 st and 3 rd quadrants (yellow region) where VI ≥ 0. It is interesting to note that it is locally active over the interval -10 V < V < -3.334 V where the small-signal conductance at DC (defined by the slope δI/δV) is negative 18 .
DC V-I Plots May Contain Unobservable Points
The DC V-I Plot of the PWL Memristor in Example 5.6 is not a curve, but a set of points representing the V-I coordinates corresponding to all 3 equilibrium points Q 0 , Q 1 , and Q 2 of the PWL memristor defined in (16) , powered by a V-volt battery, for -15 V < V < 15 V. The red, blue, and green portions of the plot are associated with the equilibrium points Q 0 , Q 1 , and Q 2 shown in Fig. 21 , respectively.
Since the equilibrium point Q 2 , for any voltage 18 In a future paper, we will design an oscillator by connecting a 7-volt battery (with the positive terminal connected to ground) in series with a positive inductor and the memristor defined by (16) . This battery will give rise to an unstable equilibrium point located at (-7, -63), thereby spawning a stable limit cycle via a super-critical Hopf Bifurcation mechanism [27] .
-10 V < V < 10 V, in Fig. 21 is unstable in the sense that the solution x(t) with any initial state x(0) located arbitrarily near Q 2 will diverge from Q 2 and tend to either Q 0 (if x(0) < 30) or Q 1 (if x(0) > 30), the green branch of the DC V-I Plot in Fig. 30 can not be measured directly 19 . Nor can it be calculated by any standard numerical software, or emulator.
Remark 10.3
Not all points on the DC V-I Plot of a locally-active memristor can be observed directly using conventional measurement schemes.
Two Stable Branches through Origin Imply Non-Volatile Binary Memory
Since the DC V-I Plot in Fig. 30 has 2 stable branches (red branch corresponding to stable equilibrium point Q 0 and blue branch corresponding to stable equilibrium point Q 1 ), for any DC voltage -10 V < V < 10 V, there are 2 branch points on the plot for each V = V * which can be used to code a binary "0" and a binary "1" state, by applying a DC voltage V = V * across the memristor and measuring its corresponding current response. It is natural to pick V * = 0 because it means that by connecting a small voltage signal across the memristor, there are 2 distinct current responses that can be measured, one of which can code for state "0", and the other for state "1". Since no DC battery is needed in this case, the memory state is retained until it is switched via an approximate switching signal, as illustrated in Fig. 33 of [5] .
Since only the 2 stable branches near the origin are of interest in non-volatile memory applications, we extract only the red and blue branch as shown in Fig. 31(a) . Since only a very small signal is needed to identify which branch is retained only the tiny interval shown in Fig. 31(b) is relevant, where slope is equal to the corresponding smallsignal conductance.
Quasi DC V-I Plot
Let us apply a sinusoidal, or triangle voltage signal with amplitude A and frequency ω across the memristor with the DC V-I Plot shown in Fig. 30 . Let us assume A > 10 V and ω is extremely small so that the voltage source might emulate a manually tuned DC voltage power supply. In this case, the measured V-I Plot would be a pinched hysteresis loop with 2 instantaneous jumps located at V = -10 V, and V = 10 V, respectively. The jumps must take place at these 2 voltages because the memristor has only one equilibrium point for V < -10 V, and V > 10 V, respectively. Because the loci shown in Fig. 32 is not measured with a tunable DC Voltage Source, we will henceforth call the measured pinched hysteresis loop a Quasi DC V-I Plot.
A Shoelace DC V-I Plot
We end Sec. 10 with the pin-up portrait of our DC V-I Plot, shown in Fig. 33 , which resembles the shoelace exhibited in the inset, henceforth christened the memristor shoelace DC V-I Plot, or simply the memristor shoelace plot for short.
Continuum-Memory Memristors
Our final section is devoted to the class of continuummemory memristor whose POP (Power-Off Plot) coincides with the x-axis, such as (39) of Example 9.3. Recall the POP of any memristor is derived using only the memristor's state equation. Consequently, for each memristor state equations whose POP is the x-axis 20 , we can choose any state-dependent Ohm's law
where the memductance satisfies
thereby spawning a bespoke continuum-memory memristor.
For sake of clarity let us pick the following simple generic passive memristor 21 
:
Generic Continuum-Memory Memristor
The POP of this memristor is depicted as the red xaxis in Fig. 22 . Our goal is to derive the DC V-I Plot of this memristor over the entire DC voltage axis.
So far, we have seen that the DC V-I Plot of a memristor can be a single-valued curve (such as DC V-I curve of the PTC thermistor shown in Fig. 28 ), or several singlevalued curves (such as the 3 curves shown in Fig. 39 of [5] , each spanning the entire current axis -∞ < I < ∞), or a contiguous set of points forming a string intersecting itself with multiple loops (such as the shoelace V-I Plot depicted in Fig. 33) . What does the DC V-I Plot of the continuum-memory memristor defined in (51) look like? 19 It is possible, however, to design an elaborate experimental set-up to observe the unstable green branch in Fig. 30 . 20 Any state equation dx/dt = g (x, v) where g (x, 0) = 0, -∞ < x < ∞ has a continuum-memory consisting of all points of the x-axis. 21 Equation (51a) defines a passive memristor because its instantaneous power 2 2 ( ) ( ) ( ) ( ) ( ) 0 p t i t v t x t v t    for any v(t) and for all times t. To derive the DC V-I Plot of any memristor the first step is to set its state equation to zero and solve for the equilibrium state x = XQ for each DC voltage V, over the entire v-axis, i. e., -∞ < V < ∞. Carrying out this procedure in (51b), we obtain
Equation ( Observe that for any initial state located in the 1st quadrant x(t) → ∞ as t → ∞ and x(t) → -∞ for any initial state located in 3rd quadrant. Similarly, x(t) → 0 as t → ∞ for any point (dx/dt, x) located in 2nd, or the 4th quadrant. In other words, the motion from any initial state located outside of the x-axis never comes to rest except at t = ∞. 
Pinched Hysteresis Loop at Extreme Low Frequencies
What happens if we connect a voltage source with a very low frequency sinusoidal, or triangular signal v(t)? Fig. 34 shows the Lissajous figure of (v(t), i(t)) plot- 22 It is possible to build a nullator using an op-amp. Indeed, if one connects a resistor from the negative input terminal of an op-amp to its output terminal, then 2 op-amp input terminals becomes a virtual short circuit, where v = 0 and i = 0! ted in the i vs. v plane calculated from (51) with v(t) = A sin ωt with amplitude A = 1 and x(0) = 1, for 4 frequencies ω = 1, 0.1, 0.01, and 0.001. They are pinched hysteresis loops, as expected for all memristors. It can be proved that for the periodic signal v(t) = A sin ωt, there is no transient component in the current response i(t). For ω << 1, one might be tempted to call the pinched hysteresis loop a DC V-I Plot. However, since the correct DC V-I Plot for this memristor is a singleton, namely, the point (V, I) = (0, 0), it is necessary to use another name for lowfrequency pinched hysteresis loops, such as Quasi V-I Plots.
Observe that the area of each lobe of the Quasi-DC V-I Plots increases at an exponential rate as ω decreases. A plot of the maximum point I * (1), I * (0.1), I * (0.01) and I * (0.001) identified in Fig. 34 shows I * (ω) increases exponentially as ω tends to zero, as shown in Fig. 35 . It follows that this memristor will burn out when the frequency ω is too small.
Quasi DC V-I Plot Is Not DC V-I Plot!
The phenomenon described in the preceding section is based entirely on numerical simulations of the memristor equation (51) with v = A sin ωt. In general, the numerical approach is the only option for analyzing a continuummemory memristor because a mathematical theory of nonautonomous differential equations 23 does not exist. But such numerically derived observations are questionable because they do not explain how rapidly the expanding pinched hysteresis loop collapses to a singleton at ω = 0.
To overcome the above objections, we have designed the bespoke continuum-memory memristor equation (51b) which has an exact analytical solution. Indeed, let us recast (51b) as follow
Integrating both sides of (53) from t = 0 with initial state x(0), we obtain the following exact solution: 
.
Observe that the analytical solution x(t) in (54) is welldefined for all times t ≥ 0 if, and only if, ω ≠ 0. In other words, the continuum-memory memristor equation (51) does not have a mathematical solution when v(t) = A sin ωt when ω → 0! Fig. 36 shows the loci of (dx/dt) vs. x(t), for x(0) = 1, A = 1, and ω = 1, 0.1, 0.01, and 0.001, respectively. Observe that as ω → 0, the egg-shape loops are compressed (albeit never touching each other) towards the x-axis, but with its leftmost point pinned at x = x(0). Observe that for Observe that while the egg-shaped loci in Fig. 36 formed contiguous loops for all ω ≠ 0, and hence are in a periodic steady state regime, the corresponding loci with a DC input voltage V = 1 (resp., V = -1), will tend to +∞ (resp., 0) as t → ∞, but never arriving at a steady state, as depicted in Fig. 36 ! It follows that even at extreme -low frequencies, the Quasi DC V-I Plots of the Continuummemory memristor defined in (51) are not the same as the unique DC V-I Plot of the memristor, which consists of only one point V = I = 0.
Concluding Remarks
All of the questions posed in Sec. 1 have now been answered. We end this paper with Tab. 5, which provides four simple tests to identify whether a set of Lissajous figures in the voltage-current plane obtained by applying a periodic voltage source, or current source (with zero mean) over a range of frequencies, across a 2-terminal device is a memristor, and if so, which class it belongs to.
There are 3 classes of memristors; namely, ideal memristors, generic memristors, and extended memristors. They are distinguished by the form of their defining equations. A sub class of generic memristors exhibits identical properties as ideal memristors and is therefore called ideal generic memristors. Since ideal generic memristors can be transformed to an ideal memristor via a one-to-one mathematical transformation, it is called a sibling of the ideal memristor parent.
We have clarified what a non-volatile memristor means and showed that not all memristors are non-volatile. In particular a memristor is non-volatile if, and only if, it exhibits at least 2 distinct small-signal resistances measured by applying a small sensing signal, without a DC component, across the memristor, and such that any one of its distinct small-signal resistances can be set upon applying some appropriate control signals. Moreover, once set, the small-signal resistance will be retained indefinitely (in principle) even after its value has been measured via some small sensing signals.
This paper contains many fundamental new results. They include the concepts of Continuum-memory memristor, POP (acronym for Power-Off Plot), DC V-I Plot, and Quasi DC V-I Plot, whose characteristics are unique in the kingdom of memristors. Among many colorful pictures the shoelace DC V-I Plot stands out as both stunning and illustrative. Even more impressive is that this bizarre shoelace plot has an exact analytical representation via 2 explicit functions of the state variable, derived by a novel parametric approach invented by the author. 
